Memory interface Problem!!!

Reply

Join Date: Feb 2009
Posts: 2
Reputation: clshah2 is an unknown quantity at this point 
Solved Threads: 0
clshah2 clshah2 is offline Offline
Newbie Poster

Memory interface Problem!!!

 
0
  #1
Apr 15th, 2009
1) Design a memory system with 4 MB ROM and 8 MB RAM. The system should use four
banks of 8-bit wide RAM and four banks of 8-bit wide ROM. ROM should start at address
0x00000000. ROM and RAM should be contiguous. Use partial address decoding. Be sure
to include the following:
· A truth table for the memory decoder.
· A listing of which address and data lines are connected to each RAM and ROM chip.
· The memory map for the system.

2) Determine the minimum address range that is required for a system consisting of 2 ARM
PrimeCell General Purpose I/O devices and one ARM PrimeCell UART.

Can someone help as to how to go about on this? I am quite confused overall...I don't need the full answers but some hints which might help me solving this! Thank you
Reply With Quote Quick reply to this message  
Reply

This thread is more than three months old.
Perhaps start a new thread instead?
Message:



Similar Threads
Other Threads in the Assembly Forum
Thread Tools Search this Thread



About Us | Contact Us | Advertise | DaniWeb | Acceptable Use Policy | RSS Feed

©2003 - 2009 DaniWeb® LLC