using two when statement in vhdl

[Behi Jon]

hi,
can I use two when statement in one vhdl code ?

architecure aa of a is
begin
out <= x + y when ....
x-y when.....
x;

out2 <= .......
;
end aa;