2 Topics

Member Avatar for
Member Avatar for milon.mahapatra
Member Avatar for dansnyderECE

I can't figure out how to get rid of this race condition I'm getting in my synthesizable verilog code. Basically, I'm generating an input value for a module, and at positive edge of my clock I capture that value at my module. The problem is that I want the value …

Member Avatar for teja_dt
0
97

The End.