2 Topics
|
|
i have to read a verilog file in c ..how will be the code in general? |
|
I can't figure out how to get rid of this race condition I'm getting in my synthesizable verilog code. Basically, I'm generating an input value for a module, and at positive edge of my clock I capture that value at my module. The problem is that I want the value … |
The End.