IBM boffins crack nanoscale transistor conundrum

happygeek 0 263 Views

Scientists at IBM have finally managed to get around the problem of electrical interference that prevented signals from working correctly while using the carbon mesh material of grapheme. It means that they can now get on with the job in hand of building nanoscale transistors according to this .

Dani AI

Generated

As reported, IBM’s 2008 announcement describes overcoming an electrical‑interference hurdle with graphene that had been preventing reliable signal behavior — a meaningful lab milestone for nanoscale transistor research. Note: the material is spelled “graphene” (not “grapheme”), and the forum tag “computer‑vision” is tangential to the materials/solid‑state issues discussed here.

Why this matters in practice: graphene offers exceptional carrier mobility, but that same perfection brings engineering headaches. Pristine monolayer graphene has no intrinsic bandgap (so switches poorly), and real devices suffer from substrate‑induced charge inhomogeneity (“puddles”), contact resistance, dielectric traps, edge disorder and fabrication defects — any of which can produce the interference and noise that kill transistor performance. A single demonstration of reduced interference is promising, but it does not by itself solve the broader manufacturing and switching challenges.

Practical checks and mitigations commonly used in follow‑up work:

  • Characterize Id–Vg transfer curves thoroughly: extract field‑effect mobility, on/off ratio, Dirac point position and hysteresis.
  • Quantify contact resistance (TLM or four‑probe) and try edge contacts or local contact doping to lower it.
  • Use Raman spectroscopy to track defect density (D peak), layer count and doping/strain (G/2D).
  • Compare substrates (SiO2 vs suspended vs hBN) to isolate substrate scattering; cleaner substrates typically give much higher mobility.
  • Study temperature dependence and low‑frequency noise to separate phonon, impurity and trap contributions.
  • For true switching, consider bandgap engineering approaches (nanoribbons, bilayer gating, chemical functionalization) rather than relying on pristine monolayers.

Context and caution: early breakthroughs are important, but reproducibility, device yield, scalable bandgap control and CMOS integration remain the hard engineering steps. Subsequent peer‑reviewed replication across labs is the best indicator that a lab result will translate into practical nanoscale transistors.

Be a part of the DaniWeb community

We're a friendly, industry-focused community of developers, IT pros, digital marketers, and technology enthusiasts meeting, networking, learning, and sharing knowledge.

Edit Preview