Member Avatar for EddieC
EddieC 0 Posting Whiz in Training

As portable computing devices advance in power and complexity, development-tool makers must keep up or die. Claiming strides this week are simulation-tools maker Virtutech and chip-maker Freescale Semiconductor, which are showing a version of Virtutech’s Simics virtualized software development environment with hybrid simulation capability. The initial release supports Freescale’s eight-core QorIQ P4080 communications platform processor. The tool is on display at the Freescale Technology Forum in Orlando, Fla., through Thursday.

The benefit of its hybrid capability, according to Virtutech, is the capacity to “mix detailed and fast models both temporally and spatially,” allowing developers in a single simulation session to mix and switch between models at various levels of abstraction depending on the areas in need of attention. “Using a hybrid solution also enables developers to run a full operating system on the cycle-accurate model without having to model the all peripheral devices in full clock cycle-accurate detail.”

Simics simulation environments are fully reversible and deterministic, for “easy experimentation with partitioning, parallelizing and optimizing systems and applications,” the company says. Sessions allow engineers to analyze, debug, profile and execute their applications in a fast, functionally accurate transmission-line matrix (TLM)-based model, “then switch to the cycle-accurate model for performance analysis. The tool also allows developers to build and test applications in advance of target silicon and to add fast models of other machines and networks to their hybrid sessions.

Markus Levy, president of the vendor consortium praised and highlighted the importance of the alliance. “Freeescale’s partnership with Virtutech shows that the hardware designers are thinking ahead and helping to solve problems for software developers. Without this kind of collaboration, multicore processors cannot realize their full potential.”

  • 1 Contributor
  • 0 Replies
  • 191 Views

Dani AI

Generated

Building on 's post about hybrid simulation for multicore device-software work, the following practical playbook focuses on what to model, how to switch safely between fidelities, and how to structure verification so iteration stays fast without losing correctness.

  • Set the session objective first: early bring‑up and long regressions favor low‑fidelity/system models; driver validation and hotspot analysis require higher fidelity.
  • Prioritize detailed modeling for memory controllers, DMA engines, interconnects, cache/coherency paths and timing‑sensitive peripherals (PHYs, interrupt controllers).
  • Keep peripheral stubs minimal but observable: implement correct register semantics, status bits and event counters so functional bugs show up even in fast models.

Before switching model fidelity, perform these steps in order:

  • Quiesce the system: stop new I/O and place CPUs in a known state or single‑step.
  • Drain or snapshot asynchronous queues (DMA descriptors, NIC buffers) so no in‑flight transactions are lost.
  • Checkpoint and translate state that matters: peripheral registers, MMU tables, cache/dirty state and DMA pointers; verify endianness and pointer alignments.
  • Freeze timers and external event injectors, then resume under the higher‑fidelity model and run small sanity tests (interrupt delivery, simple DMA read/write) before full workloads.

Verification and automation notes:

  • Keep short, fast smoke tests in CI and run full‑fidelity regressions on a scheduled basis.
  • Maintain golden traces and deterministic replay where available to compare runs and narrow regressions.
  • Common pitfalls: drivers relying on implicit timing, missing memory barriers, uninitialized registers, and mis‑modeled interrupt timing. When behavior diverges from hardware, produce a minimal reproducer that isolates the device path and iterate on the model.

Applied this way, mixed‑fidelity simulation becomes a toolchain accelerator rather than a blind shortcut: fast iterations for integration, targeted fidelity for correctness and performance.

Be a part of the DaniWeb community

We're a friendly, industry-focused community of developers, IT pros, digital marketers, and technology enthusiasts meeting, networking, learning, and sharing knowledge.