Member Avatar for Q8iEnG

Hi mates..

My professor asked to do research on the internet for this "ARM, Advanced RISC Machine" writing about its Addressing modes, Class type, instruction set, operands size...etc.

Can anyone help me please to get the right site that will provide me with all information needed?

Thanks

  • 4 Contributors
  • 9 Replies
  • 183 Views
  • 1 Week Discussion Span
  • Latest Post Latest Post by hawash

Dani AI

Generated

A short, focused primer that fills the gaps in the thread (adds to ’s attachment and to the search tips from and ).

ARM is a family of Reduced Instruction Set (RISC), register-based, load/store ISAs that began as the Acorn RISC Machine and later became Advanced RISC Machines (now Arm). Modern Arm defines two execution states: AArch32 (the traditional 32-bit A32/Thumb T32 instruction sets) and AArch64 (the 64-bit A64 instruction set); which state a core implements determines register widths and many instruction details. [Arm: brief history] (https://developer.arm.com/community/arm-community-blogs/b/architectures-and-processors-blog/posts/a-brief-history-of-arm-part-1). (developer.arm.com) (developer.arm.com)

Class / registers / operand sizes: classic ARM (ARMv7/AArch32) exposes 16 visible core registers in ARM state (R0–R15; R15 is PC); general-purpose registers are 32 bits and memory transfers commonly support byte (8-bit), halfword (16-bit) and word (32-bit) accesses. AArch64 provides 31 general-purpose 64-bit registers (X0–X30) with 32-bit Wn aliases; many vector/floating-point registers and optional extensions (NEON/VFP/crypto) depend on the profile. See the ARM Architecture Reference Manuals for exact layouts per architecture. [ARMv7 manual] (https://developer.arm.com/documentation/ddi0406/latest/) (developer.arm.com) (developer.arm.com)

Addressing modes and operands: most load/store instructions support offset, pre‑indexed (writeback), and post‑indexed forms; the data‑processing “second operand” can be an immediate or a register passed through the barrel shifter (LSL/LSR/ASR/ROR), allowing scaled-register offsets and compact address calculations. PC‑relative literal loads are the common idiom for accessing constants. Example idioms (assembly): 

LDR r0, [r1, #4]         ; offset
STR r0, [r1], #4         ; post-indexed (writeback)
LDR r0, [r1, r2, LSL #2] ; base + scaled register

For full, authoritative details on instruction encodings, addressing forms and the conditional/Thumb differences consult the architecture manuals and a practical guide such as Sloss et al.’s ARM System Developer’s Guide. [Addressing modes overview] (https://tomcl.github.io/visual2.github.io/ea.html). (manuals.plus)

Caution: exact instruction availability, addressing-range limits, and presence of extensions (Thumb‑2, NEON, crypto, virtualization, etc.) depend on the specific architecture version/profile (ARMv6/v7/v8/v9 and A/R/M profiles). For coursework or disassembly tasks, pick the ARM Architecture Reference Manual and the matching Cortex or chip Technical Reference Manual for the target CPU. (developer.arm.com)

Recommended Answers

All 9 Replies

Member Avatar for caperjack

sorry we don't do home work ,this is a windows help forum ,
try www.google.com and read ,read read till you have all the info ,unless some has a site to lend you

Edited by caperjack because: n/a
Member Avatar for Q8iEnG

sorry we don't do home work ,this is a windows help forum ,
try www.google.com and read ,read read till you have all the info ,unless some has a site to lend you

Thanks for the reply, actually I tried to look in google but with no benefits.

I can't find the answers I need, most of the topics are not the one I need. So, I don't know hope someone helps.


And this is not a HW this is for me to read so that I'll be able to participate in class with others.


Thanks anyway ^^

Member Avatar for caperjack

And this is not a HW this is for me to read so that I'll be able to participate in class with others.

hi doesn't where you read it its still hw .lol
good luck finding what you nee, if i knew anything about what you need i would google it for you.
seems to me anything you read would be of benefit .like this and click on the links with the article to find more info
http://encyclopedia2.thefreedictionary.com/Advanced+RISC+Machine

this is where i started www.google.com this is what i got ,has to be info in all this for you to study .
http://www.google.ca/search?q=ARM%2C+Advanced+RISC+Machine&ie=utf-8&oe=utf-8&aq=t&rls=org.mozilla:en-US:official&client=firefox-a

Edited by caperjack because: n/a
Member Avatar for Q8iEnG

hi doesn't where you read it its still hw .lol
good luck finding what you nee, if i knew anything about what you need i would google it for you.
seems to me anything you read would be of benefit .like this and click on the links with the article to find more info
http://encyclopedia2.thefreedictionary.com/Advanced+RISC+Machine

this is where i started www.google.com this is what i got ,has to be info in all this for you to study .
http://www.google.ca/search?q=ARM%2C+Advanced+RISC+Machine&ie=utf-8&oe=utf-8&aq=t&rls=org.mozilla:en-US:official&client=firefox-a

lol thanks a lot for the help really appreciated.

I'll have to a look at the links you provided, and I'll read them surely.

btw, I've wrote a very simplified article about ARM processors and some nice information about their features....etc
I uploaded it in the attachment may be in the future someone wants these information he'll easily find them here.


Thanks again mate :)

ARM.doc (28.5 KB)
Member Avatar for caperjack

btw, I've wrote a very simplified article about ARM processors and some nice information about their features....etc

that makes absolutely no sense to me,thought you were looking for help .!!!

Thanks again mate :)

.
your welcome

Member Avatar for Q8iEnG

that makes absolutely no sense to me,thought you were looking for help .!!!

.
your welcome

No mate, after reading the links u provided with some links i found I wrote that simple article to make things easier for people who will search for it in the future.

Sure it makes sense and thanks to you ^^

Member Avatar for caperjack

No mate, after reading the links u provided with some links i found I wrote that simple article to make things easier for people who will search for it in the future.

Sure it makes sense and thanks to you ^^

now it does .good luck

commented: Thanks ^^ +2
Member Avatar for rawan_a

hey..is this some guy in my organization class with imtiaz:P
try wikipedia i got everything from there its pretty helpful.
hope im not too late. goodluck:)
u guys...we girls do all the hws and u post threads asking for help. sigh.

Be a part of the DaniWeb community

We're a friendly, industry-focused community of developers, IT pros, digital marketers, and technology enthusiasts meeting, networking, learning, and sharing knowledge.